Formal Semantics and Proof Techniques for Optimizing VHDL Models

Sold by Ingram

This product may not be approved for your region.
  • Free Shipping

    On orders of AED 100 or more. Standard delivery within 5-15 days.
  • Free Reserve & Collect

    Reserve & Collect from Magrudy's or partner stores accross the UAE.
  • Cash On Delivery

    Pay when your order arrives.
  • Free returns

    See more about our return policy.
Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL.